[^0]
# PPGGA DESIGNS OF PARALLEL HIGH PERFORMANCE GF $\left(2^{233}\right)$ MULTIPLIERS 

J．von zur Gathen，J．Shokrollahi＊

Algorithmic Mathematics<br>University of Paderborn<br>Paderborn，Germany

Firita geld arithmetic plays a major role in cryptography and cod－
 tion 妥解发 most resource and time consuming task in hardware and softuruge implementations as well．（Division，however，is much costliet Han multiplication but there are efficient techniques to de－ cem＠o or to to bivid division in many cases）．This work is intended to hejp bace pegrallel field multiplier for a given finite field．Especially for the $G F\left(y_{2}\right.$ in fairly large，say $n>160$ ，the selection of the multipli－ cation igorithm has a major impact on the overall system perfor－ m ต $n$ ex
Inthinis wion we analyze FPGA implementations of four known p 等atiel multipliers in $G F\left(2^{233}\right)$ ．The selection of the finite field is dîgitẫug tignature algorithms and proposed by NIST ${ }^{2}$ ．This stan－ dard $233,28,409$ ，and 573 ，which are all prime extensions．We have se ectebitis $G F\left(2^{233}\right)$ to satisfy the security requirements in ellip－ tien cint afante to finite fields with other prime extensions as well．
For ereptography，the requirements with respect to performance
 reans in flécibitity lacking in ASIC designs．It turns out that many opti－
$\mathcal{U}_{*}$ This work is supported by DFG Sonderforschungsbereich 376 ＂Massive Parallelität：＂
${ }^{1}$ Galois field
${ }^{2}$ National Institute of Standards and Technology
mizations of field multipliers proposed for ASIC design do not hold for FPGA．The main differences are
－Influence of routing on the FPGA performance．
－4－input lookup table technology instead of 2－input logic gates．
－Treatment of high－fanout nets on FPGAs．
So we decided to create completely new FPGA optimized de－ signs for the multipliers．
The paper is organized as follows．In the next section we give an overview over related work．Section 3 gives a short introduction into the theory of operation of the classical，Karatsuba，Massey－ Omura and Sunar－Koç multipliers．The architecture and FPGA implementation of these multipliers is described in detail in Sec－ tion 4．The performance results and a comparison is given in Sec－ tion 5 and a summary in Section 6.

## 2．RELATED WORK

Several works concern the comparison of different hardware based multiplier architectures in the binary finite fields．The authors of ［3］have compared three known serial multipliers，namely Berle－ kamp，Massey－Omura，and a polynomial basis multiplier，and im－ plemented them for a small finite field $G F\left(2^{8}\right)$ in VLSI．［4］con－ siders VLSI implementation of parallel multipliers for a class of fi－ nite fields $G F\left(2^{n}\right)$ with extension degrees $n=8,16,24$ ，and 32 ， which are not prime extension degrees and are believed to have se－ curity weaknesses（［5］）．［6］considers different parallel multipliers in $G F\left(2^{4}\right)$ which is suitable for coding applications．This work also considers hardware optimization techniques to improve the performance of multipliers and make some estimates which hold only for small finite fields．［7］gives a detailed comparison of dif－ ferent VLSI implementations of parallel multipliers in $G F\left(2^{4}\right)$ ． Indeed all of the above works（except［4］）correspond to small finite fields and the results can not be easily extended to larger fields．With the development of new FPGA families with large gate counts，however，it is possible to realize parallel finite field multipliers on a single chip which performs the total multiplica－ tion operation in a few clock cycles．So it becomes necessary to have a performance analysis of the multipliers for large field ex－ tensions（with $n>160$ ）to select the best multiplier for a certain application．

## 3．MULTIPLICATION IN THE BINARY FINITE FIELDS

There are several algorithms to multiply two finite field elements and each of them has its benefits depending on the finite field size，
the implementation type (hardware or software), and the time and area requirements. One of the main differences between these algorithms is the finite field representation basis. In this section we give a brief introduction of different hardware based finite field multipliers in $G F\left(2^{n}\right)$ along with their space and time complexities. When the Hamming weight of the irreducible polynomial plays a significant role, we assume the existence of an irreducible trinomial of degree $n$ when considering the multiplication in $G F\left(2^{n}\right)$. This is a reasonable assumption since our special finite field is $G F\left(2^{233}\right)$, and the polynomial $x^{233}+x^{74}+1$ is irreducible. On the other hand it is conjectured that a trinomial of degree $n$ exists for a large amount of values $n$ (see [1]). Multipliers will be categorized depending on the finite field basis.

### 3.1. Polynomial Basis Multipliers

In this basis, each element is represented as a linear combination of different powers of a root of an irreducible polynomial. Indeed multiplication in this basis consists of a polynomial multiplication followed by a modular reduction. There are different possibilities to multiply two elements in this basis like the Mastrovito, the classical, and the Karatsuba multipliers. Since there is only small difference in time and space complexities of the Mastrovito and the classical multipliers we select the classical multiplier because of its regular structure and the possibility of pipelining which is difficult to apply to the Mastrovito multiplier.

### 3.1.1. Classical Multiplier

The most straightforward method to perform finite field multiplication is to multiply the polynomials and then reduce the result modulo an irreducible polynomial to achieve the final result.

The school method polynomial multiplication requires $n^{2}$ AND gates and $(n-1)^{2}$ XOR gates ( 2 -input each). The combinatorial propagation delay across a school method multiplier is $T=$ $T_{A N D}+\left\lceil\log _{2} n\right\rceil T_{X O R}$. Reducing modulo the polynomial $f(x)$ can be done using $(r-1)(n-1)$ two input XOR gates, where $r$ and $n$ are the Hamming weight and the degree of the polynomial $f(x)$, respectively.

### 3.1.2. Karatsuba Multiplier

An approach to reduce the number of gates in the polynomial basis multipliers is the Karatsuba method (see [8] and [9]). In this method the number of multiplications is reduced but at the cost of increasing the number of additions and the total propagation delay. This method decreases the total number of gates from $O\left(n^{2}\right)$ to the $O\left(n^{1.59}\right)$, which is very effective when the polynomials become large. To achieve a tradeoff between the area and propagation delay which is long in the Karatsuba multipliers, we have used a hybrid structure by using the Karatsuba multiplication formulas (see [10]) for the polynomials of degree 1 and 2 in a hierarchical manner above school method multipliers of degree 39 . This structure requires 28800 AND and 31183 XOR gates, and a total propagation delay of $T_{A N D}+14 T_{X O R}$. The costs for a pure Karatsuba multiplier are 6561 AND, 37320 XOR , and $T_{A N D}+26 T_{X O R}$ and for a school method multiplier are 54289 AND, 53824 XOR , and $T_{A N D}+8 T_{X O R}$.

### 3.2. Normal Basis Multipliers

An element $\alpha$ in $G F\left(2^{n}\right)$ is called a normal element, when the elements of the set $\Gamma=\left\{\alpha^{2^{i}} \mid 0 \leq i<n\right\}$ are linearly independent. In this case, the set $\Gamma$ is called a normal basis. One great advantage of the normal bases is that squaring in this basis consists of only a cyclic shift (which requires no logic elements and can be done in nearly zero time). There are two types of normal bases for which there exist effective multiplication methods, namely optimal normal bases of type I, and II.

### 3.2.1. Massey-Omura Multiplier

The Massey-Omura multiplier is one of the most famous multipliers that work in the normal basis representation. It consists of similar blocks which can work in parallel to generate output bits simultaneously. One great advantage of this multiplier is its flexibility as a serial-parallel multiplier. This means that the designer has the ability to select an arbitrary number of similar blocks to achieve different numbers of output bits in one clock cycle, depending on the given area constraints. For the case of optimal normal bases in $G F\left(2^{n}\right)$ one requires $(2 n-2) D$ 2-input XOR and $n D 2$-input XOR gates, where $D$ is the number of output bits per clock cycle. The minimum combinatorial propagation delay is $T_{A N D}+\left\lceil\log _{2} n\right\rceil T_{X O R}$. (See [4].)

### 3.2.2. Sunar-Koç Multiplier

The Sunar-Koç multiplier is a fully parallel multiplier which generates all output bits simultaneously, see [11]. It uses a normal basis representation and requires significantly less gates than a full parallel Massey-Omura ( $\frac{5}{2} n^{2}-\frac{3}{2} n 2$-input gates). The minimum combinatorial delay is the same as of the Massey-Omura multiplier.

## 4. FPGA IMPLEMENTATIONS OF PARALLEL MULTIPLIERS

In this section we present the architectures of the parallel multipliers we have implemented. All multipliers are synthesized for a Xilinx Virtex-2 FPGA (xc2v-6000-ff1157-4). The interface logic is the same for all multipliers so we can use the same testbench and the designs are interchangeable.

### 4.1. The Classical Multiplier

The implemented classical multiplier consists of a polynomial multiplier followed by the modular reducer (Figure 1). Assuming that the polynomial $c=c_{2 n-2} x^{2 n-2}+c_{2 n-3} x^{2 n-3}+\cdots+c_{1} x+c_{0}$ is the product of two polynomials $a=a_{n-1} x^{n-1}+a_{n-2} x^{n-2}+$ $\ldots a_{1} x+a_{0}$ and $b=b_{n-1} x^{n-1}+b_{n-2} x^{n-2}+\ldots b_{1} x+b_{0}$, then the different coefficients of $c$ can be computed using the equation (1).

| $\begin{aligned} & c_{0}= \\ & c_{1}= \end{aligned}$ | $\begin{aligned} & a_{0} b_{0} \\ & a_{0} b_{1}+ \end{aligned}$ | $a_{1} b_{0}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $c_{n-1}=$ | $a_{0} b_{n-1}+$ | $a_{1} b_{n-2}+$ | ...+ | $a_{n-2} b_{1}+$ | $a_{n-1} b_{0}$ |
| $c_{2 n-3}=$ |  |  |  | $a_{n-2}{ }^{b_{n-1}}+$ | $a_{n-1}{ }^{b_{n-2}}$ |
| $c_{2 n-2}=$ |  |  |  |  | $a_{n-1}{ }^{\text {b }}{ }_{n-1}$ |

Each of the rows of (1) has some elements which must be combined in a XOR tree to generate a single bit of the result. The rows $c_{i}$ and $c_{2 n-2-i}$ for $0 \leq i<n-1$ are generated with tree structured XOR-circuits of identical length, but with different inputs. So we have a total of 465 XOR trees, where 464 of them are pairwise equal in size ${ }^{3}$.


Fig. 1. Classical multiplier for 233 Bit
An earlier design of ours which used only 233 trees but additionally 232 multiplexers required more clock cycles and exceeded the FPGA resources, so we decided to use the full number of XOR trees.

### 4.2. The Hybrid Karatsuba Multiplier

We have used a hybrid structure to combine the Karatsuba algorithms (see 3.1.2) with 2 and 3 coefficients respectively to generate a Karatsuba algorithm with 6 coefficients. Furthermore, we have used a new distributed control structure to implement the polynomial multiplication. The combination of these two Karatsuba methods has already been proposed in [12] for composite extension finite fields and [10] for the Optimal Extension fields. But to our knowledge, it is the first time that such a combination has been implemented in hardware for prime extension finite fields. The block diagram of the complete multiplier is shown in Figure 2.


Fig. 2. Hybrid parallel Karatsuba multiplier for 233 Bit
The multiplier in the upper level consists of three 80-bit multipliers, six 80 -bit adders, and the overlap circuit. Each of the multipliers will be used twice during a polynomial multiplication to cover the total six 80-bit multiplications. The control circuit starts the multipliers at the suitable time to make use of the pipeline stages in the multipliers. It also controls the timing of the adders.

[^1]Since outputs of the different multipliers have some powers of $x$ in common, the overlap circuit XORs the overlapping powers. The same structure is used in each of the 80 -bit multipliers. Each of the 40-bit multipliers is a classical polynomial multiplier and has the same structure as used in Section 4.1, but of much smaller size.

### 4.3. Massey-Omura Multiplier

If implemented fully in parallel, the resource requirements of the Massey-Omura multiplier are very large (exceeding the LUT $^{4}$ resources of our FPGA by about 7 percent), but it can be realized with any degree of parallelism between fully parallel and fully serial. So we use a semi-parallel implementation where a multiplication is performed in two steps.
As shown in Figure 3, Massey-Omura consists of two cycshiftstages ${ }^{5}$ with 117 outputs each. Output $n$ is the same as output $n-1$ but cyclically rotated by one bit. The 117 rotated operand pairs are passed in parallel to 117 identical XOR trees (XOR_1 ... XOR_117) that compute the lower 117 bits of the result. The last outputs of the cycshift stages are fed back to the inputs via an operand register, so the second set of rotated operands as well as the higher part of the result is generated one clock cycle later.


Fig. 3. Semi-parallel Massey-Omura multiplier

### 4.4. Sunar-Koç Multiplier

Like Massey-Omura, Sunar-Koç is a multiplier that works on operands represented in a type-II optimal normal basis. Due to resolving the redundancies in a parallel Massey-Omura multiplier, the required number of logic gates reduces approximately to 75 percent. Sunar-Koç, however, is a full-parallel multiplier and cannot be serialized efficiently.
Fig. 4 shows the structure of the Sunar-Koç multiplier. The permstages permutate the operand bits und thus realize the basis transformation as described in [11]. The next stage called preprocessor generates all non-redundant terms of the form $a_{i} b_{i}$ and $a_{i} b_{j}+a_{j} b_{i}$ of the operand bits. These 27261 terms are combined to the 233 bit result in 233 parallel identical XOR trees (XOR_1 ... XOR_233). The iperm-stage computes the inverse permutation of the permstages and transforms the result back to the normal basis representation. Perm and iperm stages are very similar and thus implemented in a single component which drastically reduces synthesis time. ${ }^{6}$

[^2]

Fig. 4. Parallel Sunar-Koç multiplier

## 5. RESULTS

In this section we give the performance comparison of the FPGA synthesis results. All multipliers are synthesized for a Xilinx xc2v-6000-ff1517-4 FPGA without pin mapping and area constraints. In subsequent synthesis iterations, we specified timing constraints with slightly increasing stringency in order to converge to an optimal timing. It should be noted that the clock cycle time is computed including the pad delays since all multipliers are implemented as "stand alone" designs.

| Multiplier | LUT/FF | equivalent <br> gate count | clock period <br> (Frequency) |
| :--- | :--- | :--- | :--- |
| Classical(estmd.) | $37296 / 37552$ | 528427 | $\sim 13.00 \mathrm{~ns}$ <br> $(\sim 77 \mathrm{MHz})$ |
| HybridKaratsuba | $11746 / 13941$ | 182007 | 11.07 ns <br> $(90.33 \mathrm{Mhz})$ |
| MasseyOmura | $36857 / 8543$ | 289489 | 15.91 ns <br> $(62.85 \mathrm{MHz})$ |
| SunarKoç | $45435 / 41942$ | 608149 | 10.73 ns <br> $(93.20 \mathrm{MHz})$ |

Table 1. Area requirements and minimum clock periods of multipliers.

Table 1 gives a comparison of the number of 4-input LUTs, the number of flipflops, the equivalent gate count (as reported by the vendor synthesis tools), and the clock period for each multiplier. Due to a misoperation of our synthesis framework, we could not complete the synthesis of the classical multiplier, thus the values are estimated.


Fig. 5. $A T$ (left) and $A T^{2}$ (right) comparison of the multipliers
Fig. 5 shows the $A T$ and $A T^{2}$ criteria. The area $A$ we define as the sum of the LUTs and flipflops. It should be noted that the majority of the flipflops are used for internal pipeline stages and it is possible to design all multipliers with a significantly smaller number of flipflops (e.g. about 700 for Sunar-Koç). In fact, in our

[^3]architectures, all pipeline flipflops can be removed without changing the functionality. Routing resources are not taken into account, since VIRTEX-2 FPGA have plenty of routing resources so that the totally occupied chip area is spanned by the slice count of the design and not the routing. The time T is the product of clock periods and number of clock cycles for a complete multiplication in $G F\left(2^{233}\right)$. This allows to evaluate the multiplier performance independently from the number of pipeline stages.

## 6. SUMMARY

We have analyzed our own high performance FPGA implementations of parallel $G F\left(2^{233}\right)$ multipliers, namely Classical, Karatsuba, Massey-Omura, and Sunar-Koç, with respect to area and time complexity. Especially for Karatsuba, we used sophisticated control structures the first time for prime degree extension field multipliers. It turned out that for polynomial basis representation, Karatsuba is the best choice while for normal basis the Sunar-Koç. All parallel multipliers can operate at high clock rates and require only few clock cycles for a complete operation, but have extraordinary resource requirements. We have shown, however, that they can be implemented efficiently on modern FPGAs which allows for high performance FPGA based cryptographic applications. To our knowledge, we have currently the fastest FPGA designs for parallel finite field multipliers of that size.

## 7. REFERENCES

[1] Joachim von zur Gathen and Michael Nöcker, "Exponentiation using addition chains for finite fields," in preparation, 2002.
[2] U.S. Department of Commerce / National Institute of Standards and Technology, Digital Signature Standard (DSS), January 2000, Federal Information Processings Standards Publication 186-2.
[3] I. S. Hsu, T. K. Truong, L. J. Deutsch, and I. S. Reed, "A comparison of VLSI architecture of finite field multipliers using dual, normal, or standard basis," IEEE Transactions on Computers, vol. 37, no. 6, pp. 735-739, June 1988.
[4] Christof Paar and Nikolaus Lange, "A Comparative VLSI Synthesis of Finite Field Multipliers," in Proceedings of the 3rd International Symposium on Communication Theory \& Application, Lake District, UK, July 1995.
[5] Niegel. P. Smart, "How Secure Are Elliptic Curves over Composite Extension Fields?," in Advances in Cryptology: Proceedings of EUROCRYPT 2001, Aarhus, Denmark, B. Pfitzmann, Ed. 2001, number 2045 in Lecture Notes in Computer Science, pp. 30-39, SpringerVerlag.
[6] C. Gregory, C. Ahlquist, B. Nelson, and M. Rice, "Optimal finite fields for FPGAs," in Proceedings of the 9th International Workshop on Field Programmable Logic and Applications (FPL 99), Glasgow, UK, August 1999, number 1673, pp. 51-61, Springer.
[7] Mohamed El-Gebaly, "Finite Field Multiplier Architectures for Cryptographic Applications," M.S. thesis, Waterloo University, 2000.
[8] Donald E. Knuth, The Art of Computer Programming, vol. 2, Seminumerical Algorithms, Addison-Wesley, Reading MA, 3rd edition, 1998, First edition 1969.
[9] Joachim von zur Gathen and Jürgen Gerhard, Modern Computer Algebra, Cambridge University Press, Cambridge, UK, first edition, 1999.
[10] Daniel V. Bailey and Christof Paar, "Efficient arithmetic in finite field extensions with application in elliptic curve cryptography," Journal of Cryptology, 2000, to appear.
[11] B. Sunar and Ç. K. Koç, "An Efficient Optimal Normal Basis Type II Multiplier," IEEE Transactions on Computers, vol. 50, no. 1, pp. 83-87, Januar 2001.
[12] C. Paar, Efficient VLSI Architectures for Bit-ParallelComputation in Galois Fields, Ph.D. thesis, Institute for Experimental Mathematics, University of Essen, Essen, Germany, June 1994.


[^0]:    explicit witicen per．
    22．
    

    C．Grabbe，M．Bednara，J．Teich

    Computer Engineering Laboratory
    University of Paderborn
    Paderborn，Germany

    ## ABSTRACT

     fiopte fetedd multiplication is the most resource and time consum－ ing opẽgtion．We have designed and optimized four high perfor－ mence argazed dhe time and area complexities．One of the multipliers
     F骨 inecteasing performance，we make excessive use of pipelining and ent control techniques and use a modern state－of－the－art FEGA fiuşst faterwware realization of subquadratic arithmetic and currently thę fasite erst and most efficient implementation of 233 bit finite field nounl 1 붑 hegrs．

    ## 1．INTRODUCTION

[^1]:    ${ }^{3}$ Indeed the XOR trees corresponding with the first and the last equations consist of only AND gates, but we have used the general word XOR tree.

[^2]:    ${ }^{4}$ Look up table
    $5^{5}$ cyclic shift stages
    ${ }^{6}$ The synthesis time for perm stages however is still extremely long, so we decided to omit the perms from synthesis. Since the perm stages contain no logic elements but only routing, we expect no influence on timing and area.

[^3]:    ${ }^{7}$ The number of LUTs and FFs, however, can be estimated fairly exact.

