Fast arithmetic for polynomials over $\mathbb{F}_2$ in hardware

Joachim von zur Gathen
B-IT - Universität Bonn
Email: gathen@bit.uni-bonn.de

Jamshid Shokrollahi
B-IT - Universität Bonn
Email: jamshid@bit.uni-bonn.de

Abstract—We study different possibilities of implementing Karatsuba multipliers for polynomials over $\mathbb{F}_2$ on Field Programmable Gate Arrays (FPGAs).

This is a core task for implementing finite fields of characteristic 2. Algorithmic and platform dependent optimizations yield efficient hardware designs. The resulting structure is hybrid in two different aspects. On the one hand, a combination of various methods decreases the number of bit operations. On the other hand, a mixture of sequential and combinational circuit design techniques including pipelining is used to design a circuit which can be adapted flexibly to time-area constraints. The approach—both theory and implementation—can be viewed as a further step towards taming the machinery of fast algorithmics for hardware applications.

I. INTRODUCTION

Arithmetic in finite fields is a central algorithmic task in cryptography. There are two types of groups associated to such fields: their multiplicative group of invertible elements, and elliptic (or hyperelliptic) curves. These can then be used in group-based cryptography, relying on the difficulty of computing discrete logarithms. Here we focus on fields of characteristic 2. The most fundamental task in arithmetic is multiplication. In our case, this amounts to multiplication of polynomials over $\mathbb{F}_2$, followed by a reduction modulo the fixed polynomial defining the field extension. This reduction can itself be performed by using multiplication routines or by a small hardware circuit when the polynomial is sparse. A trinomial can be used in many cases, and it is conjectured that otherwise a pentanomial can be found (see von zur Gathen & Nécker (2006)). As to the other arithmetic operations, addition is bitwise XORing of vectors, squaring a special case of multiplication (much simplified by using a normal basis), and inversion more expensive and usually kept to a minimum.

Classical methods to multiply two $n$-bit polynomials require $\frac{n^2}{2}$ bit operations. The Karatsuba algorithm reduces this to $O(n \log^2 n)$, and fast Fourier transformations to $O(n \log n \log \log n)$. The Cantor multiplier with a cost of $O(n \log n \log \log n)$ is designed for fields of characteristic 2, but we do not study it here (see Cantor (1989) and von zur Gathen & Gerhard (1996)). Traditional lore held that asymptotically fast methods are not suitable for hardware. We disprove this view in the present paper, continuing the work by Grabbe et al. (2003).

Our methods are asymptotically good and thus efficient for large degrees. Sophisticated implementation strategies decrease the crossover points between different algorithms and make them efficient for practical applications. Much care is required for software implementations (see von zur Gathen & Gerhard (2003), chapter 8, and Shoup’s NTL software). The Karatsuba method has the lowest crossover point with the classical algorithm.

The Karatsuba algorithm for multiplication of large integers was introduced by Karatsuba & Ofman (1963). It is commonly used recursively, but here we combine it with other algorithms for hardware realization of cryptographic tasks.

FPGAs provide useful implementation platforms for cryptographic algorithms both for prototyping where early error finding is possible, and as systems on chips where system parameters can easily be changed to satisfy evolving security requirements.

Efficient software implementations of Karatsuba multipliers using general purpose processors have been discussed thoroughly in the literature (see Paar (1994), Bailey & Paar (1998), Koç and Erdem (2002), Hankerson et al. (2003), chapter 2, and von zur Gathen & Gerhard (2003), chapter 8), but hardware implementations have attracted less attention. The only works known to us are Jung et al. (2002), Weimerskirch & Paar (2003), and Grabbe et al. (2003). Jung et al. (2002) and Weimerskirch & Paar (2003) suggest to use algorithms with $O(n^2)$ operations to multiply polynomials which contain a prime number of bits. Their proposed number of bit operations is by a constant factor smaller than the classical method but asymptotically larger than that for the Karatsuba method. Grabbe et al. (2003) propose a hybrid implementation of the Karatsuba method which reduces the latency by pipelining and by mixing sequential and combinational circuits.

The present work tries to decrease the resource usage of polynomial multipliers using both known algorithmic and platform dependent methods. Our Table II presents the best choice of hybrid multiplication algorithms for polynomials with at most 8192 bits, as long as the choice is restricted to six (recursive) methods, namely classical, Karatsuba, a variant of Karatsuba for quadratic polynomials, and three other methods proposed by Montgomery (2005). The “best” refers to minimizing the area measure. This is an algorithmic and machine independent optimization. In an earlier implementation (Grabbe et al. (2003)) we had designed a 240-bit multiplier on a XC2V6000-4FF1517-4 FPGA. We re-use this structure and decrease its area and time by using the methods developed in Section III and better usage of pipelining deployed in this structure. Using this 240-bit multiplier we cover in particular the 233-bit polynomials proposed by NIST for elliptic curve cryptography in the Digital Signature Standard (DSS) (2000).
The structure of this paper is as follows. First the Karatsuba method and its cost are studied in Section II. Section III is devoted to optimized hybrid Karatsuba implementations. Section IV shows how a hybrid structure and pipelining together with the reduction of number of recursion levels improves resource usage in the circuit from Grabbe et al. (2003) and Section V concludes the paper.

Parts of this paper have appeared in von zur Gathen & Shokrollahi (2005). The inclusion of Montgomery multiplication in Table II and the corresponding considerations are presented here for the first time.

II. THE KARATSUBA ALGORITHM

The three coefficients of the product \((a_1x + a_0)(b_1x + b_0) = a_1b_1x^2 + (a_1b_0 + a_0b_1)x + a_0b_0\) are “classically” computed with 4 multiplications and 1 addition from the four input coefficients \(a_1, a_0, b_1, \) and \(b_0\). The following formula uses only 3 multiplications and 4 additions:

\[
(a_1x + a_0)(b_1x + b_0) = a_1b_1x^2 + \left((a_1 + a_0)(b_1 + b_0) - a_1b_1 - a_0b_0\right)x + a_0b_0.
\]

We call this the 2-segment Karatsuba method or \(K_2\). Setting \(m = \lceil n/2 \rceil\), two \(n\)-bit polynomials (thus of degrees less than \(n\)) can be rewritten and multiplied using the formula:

\[
(f_1x^m + f_0)(g_1x^m + g_0) = h_2x^{2m} + h_1x^m + h_0,
\]

where \(f_0, f_1, g_0, \) and \(g_1\) are \(m\)-bit polynomials respectively. The polynomials \(h_0, h_1, \) and \(h_2\) are computed by applying the Karatsuba algorithm to the polynomials \(f_0, f_1, g_0, \) and \(g_1\) as single coefficients and adding coefficients of common powers of \(x\) together. This method can be applied recursively. The circuit to perform a single stage is shown in Figure 1.

The “overlap circuit” adds common powers of \(x\) in the three generated products. For example if \(n = 8\), then the input polynomials have degree at most 7, each of the polynomials \(f_0, f_1, g_0, \) and \(g_1\) is 4 bits long and thus of degree at most 3, and their products will be of degree at most 6. The effect of the overlap module in this case is represented in Figure 2, where coefficients to be added together are shown in the same columns.

Figures 1 and 2 show that we need three multiplication calls at size \(m = \lceil n/2 \rceil\) and some adders: 2 for input, 2 for output, and 2 for the overlap module of lengths \(m, 2m - 1, \) and \(m - 1\) respectively. Below we consider various algorithms \(A\) of a similar structure. We denote the size reduction factor, the number of multiplications, input adders, output adders, and the total number of bit operations to multiply two \(n\)-bit polynomials in \(A\) by \(b_A, \text{mul}_A, iA, oA, \) and \(M_A(n)\), respectively. Then

\[
M_A(n) = \text{mul}_A M(n) + iA m + oA (2m - 1) + 2(b_A - 1)(m - 1),
\]

where \(m = \lceil n/b_A \rceil\) and \(M(m)\) is the cost of the multiplication call for \(m\)-bit polynomials. For \(A = K_2\), this becomes:

\[
M_{K_2}(n) = 3 M(m) + 8m - 4, \quad m = \lceil n/2 \rceil.
\]

Our interest is not the usual recursive deployment of this kind of algorithms, but rather the efficient interaction of various methods. We include in our study the classical multiplication \(C_b\) on \(b\)-bit polynomials and algorithms for 3, 5, 6, and 7-segment polynomials which we call \(K_3\) (3-segment Karatsuba, see Blahut (1985), Section 3.4, page 85), \(K_5, K_6, \) and \(K_7\) (see Montgomery (2005)). The parameters of these algorithms are given in Table I.

### Table I

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>(b_A)</th>
<th>\text{mul}_A</th>
<th>iA</th>
<th>oA</th>
</tr>
</thead>
<tbody>
<tr>
<td>(K_2)</td>
<td>3</td>
<td>3</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>(K_3)</td>
<td>5</td>
<td>6</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>(K_5)</td>
<td>5</td>
<td>13</td>
<td>22</td>
<td>30</td>
</tr>
<tr>
<td>(K_6)</td>
<td>6</td>
<td>17</td>
<td>61</td>
<td>40</td>
</tr>
<tr>
<td>(K_7)</td>
<td>7</td>
<td>22</td>
<td>55</td>
<td>55</td>
</tr>
<tr>
<td>(C_b, b \geq 2)</td>
<td>3</td>
<td>6</td>
<td>0</td>
<td>(b - 1)^2</td>
</tr>
</tbody>
</table>

III. HYBRID DESIGN

For fast multiplication software, a judicious mixture of table look-up and classical, Karatsuba and even faster (FFT) algorithms must be used (see von zur Gathen & Gerhard (2003), chapter 8, and Hankerson et al. (2003), chapter 2). Suitable techniques for hardware implementations are not thoroughly studied in the literature. In contrast to software implementations where the word-length of the processor, the datapath, and the set of commands are fixed, hardware designers have more flexibility. In software solutions speed and memory usage are the measures of comparison whereas hardware implementations are generally designed to minimize the area and time, simultaneously or with some weight-factors. In this section we determine the least-cost combination of any basic routines for bit sizes up to 8192. Here, cost corresponds to the total number of operations in software, and the area in hardware. Using pipelining and the structure of Grabbe et al. (2003)
this can also result in multipliers which have small time-area parameters.

We present a general methodology for this purpose. We start with a toolbox $T$ of basic algorithms, namely $T = \{\text{classical}, K_2, K_3, M_5, M_6, M_7\}$. Each $A \in T$ is defined for $b_A$-bit polynomials. We denote by $T^*$ the set of all iterated (or hybrid algorithms) compositions from $T$; this includes $T$ and the identity. Figure 3 shows the hierarchy of a hybrid algorithm for 12-bit polynomials using our toolbox $T$. At the top level, $K_2$ is used, meaning that the 12-bit input polynomials are divided into two 6-bit polynomials each and $K_2$ is used to multiply the input polynomials as if each 6-bit polynomial were a single coefficient. $K_2C_3$ performs the three 6-bit multiplications. One of these 6-bit multipliers is circled in Figure 3 and unravels as follows:

\[
\begin{align*}
(a_5x^5 + \cdots + a_0) \cdot (b_5x^5 + \cdots + b_0) &= \((a_5x^2 + a_4x + a_3)x^3 + (a_2x^2 + a_1x + a_0)) \cdot ((b_5x^2 + b_4x + b_3)x^3 + (b_2x^2 + b_1x + b_0)) = \\
&(A_1x^3 + A_0) \cdot (B_1x^3 + B_0) = A_1B_1x^6 + \\
&((A_1 + A_0)(B_1 + B_0) - A_1B_1 - A_0B_0)x^3 + A_0B_0
\end{align*}
\]

Each of $A_1B_1$, $(A_1 + A_0)(B_1 + B_0)$, and $A_0B_0$ denotes a multiplication of 3-bit polynomials and will be done classically using the formula

\[
\begin{align*}
(a_2x^2 + a_1x + a_0)(b_2x^2 + b_1x + b_0) &= a_2b_2x^4 + \\
&2a_2b_1x^3 + (a_2b_0 + a_1b_1 + a_0b_2)x^2 + \\
&(a_1b_0 + a_0b_1)x + a_0b_0.
\end{align*}
\]

Thick lines under each $C_3$ indicate the nine 1-bit multiplications to perform $C_3$. We designate this algorithm, for 12-bit polynomials, with $K_2K_2C_3 = K_2^2C_3$ where the left hand algorithm, in this case $K_2$, is the topmost algorithm.

![Fig. 3. The multiplication hierarchy for $K_2K_2C_3$](image)

As in (2), the cost of a hybrid algorithm $A_2A_1 \in T^*$ with $A_1, A_2 \in T^*$ satisfies

\[
M_{A_2A_1}(n) \leq \text{mul}_{A_2} M_{A_1}(m) + \text{ia}_{A_2} m + \\
oa_{A_2} (2m - 1) + 2(b_A - 1)(m - 1),
\]

(3)

where $M_A(1) = 1$ for any $A \in T^*$ and $m = \lceil n/[b_Ab_{A_2}] \rceil = \lceil n/b_{A_2} \rceil / b_{A_1}$. Each $A \in T^*$ has a well-defined input length $b_A$, given in Table I for basic tools and by multiplication for composite methods. We extend the notion by applying $A$ also to fewer than $b_A$ bits, by padding with leading zeros, so that $M_A(m) = M_A(b_A)$ for $1 \leq m \leq b_A$. For some purposes, one might consider the savings due to such a-priori-zero coefficients. Our goal, however, is a pipelined structure where such a consideration cannot be incorporated. The minimum hybrid cost over $T$ is

\[
M(n) = \min_{A \in T^*, b_A \geq n} M_A(n).
\]

We first show that the infinitely many classical algorithms in $T$ do not contribute to optimal methods beyond size 12. We designate this algorithm, for $A \in T^*$ and integers $m \geq 1$ and $b, c \geq 2$ we have the following.

(i) $M_{C_2C_3}(bc) = M_{C_2}(bc).
(ii) M_{C_2A}(b_Am) \geq M_{AC_2}(b_Ab_m).
(iii) For any $n$, there is an optimal hybrid algorithm all of whose components are non-classical, except possibly the right most one.
(iv) If $n \geq 13$, then $C_n$ is not optimal.

We now present a dynamic programming algorithm which computes an optimal hybrid algorithm from $T^*$ for $n$-bit multiplication, for $n = 1, 2, \ldots$

**Algorithm 1: Finding optimal algorithms in $T^*$**

**Input:** The toolbox $T = \{\text{classical}, K_2, K_3, M_5, M_6, M_7\}$ and an integer $N$.

**Output:** Table $T$ with $N$ rows containing the optimal algorithms for $1 \leq n \leq N$ and their costs.

1. Enter the classical algorithm and cost 1 for $n = 1$ into $T$.
2. for $n = 2, \ldots, N$

   3. bestalgorithm $\leftarrow$ unknown, mincost $\leftarrow +\infty$

   4. for $A = K_2, \ldots, M_7$

      5. Compute $M_A(n)$ according to (2)

      6. if $M_A(n) < \text{mincost}$ then

         7. bestalgorithm $\leftarrow A$, mincost $\leftarrow M_A(n)$

      8. end if

   9. end for

10. if $n < 13$

11. 

   11. $M_{C_n} \leftarrow n^2 - 2n + 1$

12. if $M_{C_n} < \text{mincost}$ then

      13. bestalgorithm $\leftarrow C_n$, mincost $\leftarrow M_{C_n}(n)$

14. end if

15. end if

16. Enter bestalgorithm and mincost for $n$ into $T$

17. end for

**Theorem 2:** Algorithm 1 works correctly as specified. The operations (arithmetic, table look-up) have integers with $O(\log N)$ bits as input, and their total number is $O(N)$.

The optimal recursive method for each polynomial length up to 8192 is shown in Table II. The column “length” of this table represents the length (or the range of lengths) of polynomials for which the method specified in the column “method” must be used. As an example, for 194-bit polynomials the method $M_7$ is used at the top level. This requires 22 multiplications of polynomials with $[194/7] = 28$ bits, which are done by means of $K_2$ on top of 14-bit polynomials. These 14-bit multiplications are executed again using $K_2$ and finally polynomials of length 7 are multiplied classically. Thus the
optimal algorithm is \( A = M_T K_2^3 C_7 \), of total cost \( M_A(194) = 22 \cdot M_{K_2^3 C_7}(28) + 3937 = 26575 \) bit operations.

Figure 4 shows the recursive cost of the Karatsuba method, as used in Weimerskirch & Paar (2003), of our hybrid method, and the classical method.

Lemma 1 implies that the classical methods need only be considered for \( n \leq 12 \). We can prune \( T \) further and now illustrate this for \( K_3 \). One first checks that \( M_{AK_3 B}(3b_3 b_2 b_1) < M_{K_3 A B}(3b_3 b_2 b_1) \) for \( A \in \{K_3, M_3, M_6, M_7\} \), \( B \in T^* \), and \( b_B \geq 2 \). Therefore for \( K_3 \) to be the top-level tool in an optimal algorithm over \( T \) the next algorithm to it must be either \( K_3 \) or \( C_7 \) for some \( b \). Since the classical method is not optimal for \( n \geq 13 \) and Table II does not list \( K_3 \) in the interval 46 to \( 3 \cdot 45 = 135 \), \( K_3 \) is not the top-level tool for \( n \geq 135 \).

Table III gives the asymptotic behavior of the costs of the algorithms in the toolbox \( T \) when used recursively. It is expected that for very large polynomials only the asymptotically fastest method, namely \( M_6 \), should be used. But due to the tiny differences in the cost exponents this seems to happen only for very large polynomial lengths, beyond the sizes which are shown in Table II.

### IV. Hardware structure

The delay of a fully parallel combinational Karatsuba multiplier is \( 4 \lceil \log_2 n \rceil \), which is almost 4 times that of a classical multiplier, namely \( \lceil \log_2 n \rceil + 1 \). It is the main disadvantage of the Karatsuba method for hardware implementations. Grabbe et al. (2003) suggested as solution a pipelined Karatsuba multiplier for 240-bit polynomials, shown in Figure 5.

The innermost part of the design is a combinational pipelined 40-bit classical multiplier equipped with 40-bit and 79-bit adders. The multiplier, these adders, and the overlap module, together with a control circuit, constitute a 120-bit multiplier. The algorithm is based on a modification of a Karatsuba formula for 3-segment polynomials. Another suitable control circuit performs the 2-segment Karatsuba method for 240 bits by means of a 120-bit recursion, 239-bit adders, and an overlap circuit.

We improve this multiplier with respect to both area and time. The multiplier of Grabbe et al. (2003) can be seen as implementing the factorization \( 240 = 2 \cdot 3 \cdot 40 \). Table III implies that it is usually best to apply the 3-segment Karatsuba for small inputs. Translating this into hardware reality, the new design is based on the factorization \( 240 = 2 \cdot 2 \cdot 2 \cdot 30 \).

The new 30-bit multiplier follows the recipe of Table II. It is a combinational circuit without feedback and the design goal is to minimize its area. In general, \( k \) pipeline stages can
perform \( n \) parallel multiplications in \( n + k - 1 \) instead of \( nk \) clock cycles without pipelining.

In the recursive Karatsuba multiplier of Grabbe et al. (2003), the core of the system, namely the combinational multiplier, is idle for about half of the time. To improve the resource usage, we reduce the communication overhead by decreasing the levels of recursion. In this new 240-bit multiplier, an 8-segment Karatsuba is applied at once to 30-bit polynomials. We computed symbolically the formulas describing three recursive levels of Karatsuba, and implemented these formulas directly.

The new circuit is shown in Figure 6. The multiplexers \( \text{mux1} \) to \( \text{mux6} \) are adders at the same time. Their inputs are 30-bit sections of the two original 240-bit polynomials which are added according to the Karatsuba rules. Now their 27 output pairs are pipelined as inputs into the 30-bit multiplier. The 27 corresponding 59-bit polynomials are subsequently combined according to the overlap rules to yield the final result. The synchronization is set so that the 30-bit multipliers require 1 and 4 clock cycles for the classical and hybrid Karatsuba implementations, respectively.

The time and space consumptions after place and route are shown in Table IV and compared with the results of Grabbe et al. (2003) and the classical method. The second column shows the number of clock cycles for a multiplication. The third column represents the area in terms of number of slices. This measure contains both logic elements, or LUTs, and flip-flops used for pipelining. The fourth column is the multiplication time as returned by the hardware synthesis tool. Finally the last column shows the product of area and time in order to compare the AT measures of our designs.

V. Conclusion

In this paper we have shown how combining algorithmic techniques with platform dependent strategies can be used to develop designs which are highly optimized for FPGAs. These modules have been considered as appropriate implementation targets for cryptographic purposes both as prototyping platforms and as system on chips.

The benefits of hybrid implementations are well known for software implementations, where the crossover points between subquadratic and classical methods depend on the available memory and processor word size. There seems to be no previous systematic investigation on how to apply these methods efficiently for hardware implementations. We have shown that a hybrid implementation mixing classical and asymptotically fast recursive methods can result in significant area savings.

REFERENCES


